EmbDev.net

Forum: FPGA, VHDL & Verilog Altera Quartus Design Assistant Critical Warnings


von Robert (Guest)


Rate this post
useful
not useful
Hallo,

I get a number of Critical Warnings with respect to lpm_ff and 
lpm_counter:

Below are few:

Rule A102: Register output should not drive its own control signal 
directly or through combinational logic - Structure 1
1
App:inst1|Exp_Box:inst2|lpm_ff:ff_Last_Image|dffs[0]
2
App:inst1|Exp_Box:inst2|_~3
3
App:inst1|Exp_Box:inst2|lpm_ff:ff_event_HStrig|dffs[0]
4
5
App:inst1|Expe_Box:inst2|lpm_counter:cnt_ext_HStrig|cntr_6ik:auto_generated|cout_actual
Can these warnings be ignored? Moreover I am using Altera Quartus 11.1 
Web Edition. Could it be because of Open Core Plus?

Regards!

von guest (Guest)


Rate this post
useful
not useful
My guess would be that your register output drives its own control 
signal
directly or through combinational logic.

In my experience, Altera IP throws a lot of warnings, but never critical 
without reason.

Design rules for hardware design are not meant to make the code pretty, 
they are there to prevent ugly and unpredictable things from happening. 
So read the warnings and examine your system accordingly.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.