Vhdl file reading: reading integer(varying length) and converting to std_logic_vector

felix89 Guest #4517173
Rate this post
• ▲ useful
▼ not useful 
Hello all,

I have to read a file for a vhdl test bench.
the text file has integers in the range of 1 digit to 4 digits.

which textio function should i use for reading integer of varying length 
and covert this integer  to std_logic vector?.

eg:-
0
0
1
5
6
3
76
23
97
12
132
174
3452
4056
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.