Forum: FPGA, VHDL & Verilog General variables

von Antonio A. (lsdv)

Rate this post
0 useful
not useful
Hi guys,
I have another question about verilog use, and I don't have someone to 
ask to.
The question is about variables used by different modules in the same 
project, but not always modules modify them. How can I define those 
variables? Maybe in the complete project I should define it and simply 
put those as input to modules. And, if modules sometimes don't modify 
these variables, it's enough to declare them as "reg"  in the modules?

I know it is a simple question, I hope nobody will get angry.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.