Guest
#4493336
Hi, I am trying to understand some Verilog source code, but I am confused about the following
1 | |
2 | |
3 | |
4 | |
5 | |
6 | |
7 | |
8 | |
9 | |
10 | |
11 | |
12 | |
13 | |
where PSR is a paramter equal = 12. So, kp_mult keeps the value of the product. But then it is truncated and only MSB are assigned to kp_reg. I am wondering what this is happened? My guess is that it is related to the fixed-point arithmetics and PSR defines the position of the binary point but I am not sure.