EmbDev.net

Forum: FPGA, VHDL & Verilog VHDl for a custom CLB


von Johnny (Guest)


Attached files:

Rate this post
useful
not useful
Hello,

Can someone help me in understanding, how to write a VHDL model for the 
schematic proposed in the figure? Any suggestions, ideas or smart tools 
are really appreciated.

Thanks,

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.