VHDl for a custom CLB

Hello,

Can someone help me in understanding, how to write a VHDL model for the 
schematic proposed in the figure? Any suggestions, ideas or smart tools 
are really appreciated.

Thanks,