EmbDev.net

Forum: FPGA, VHDL & Verilog problem in 2d- dct computation


von Ajay Mittal (Guest)


Attached files:

Rate this post
useful
not useful
new.vhd is vhdl code another is testbench code.
It is program for 2-d DCT(Discrete cosine transform).
Assumed to take eight 16 bit inputs in first 8 clock cycles. This will 
compute the rowwise dct first then in next eight clock cycles column 
wise dct will be calculated.
but at present no output is coming.

Please neglect logical mistakes. Only help me with syntax or other
mistakes.
Its urgent so please help me out guys.

von Ajay Mittal (Guest)


Attached files:

Rate this post
useful
not useful
sorry this is the correct .vhd file....

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.