EmbDev.net

Forum: FPGA, VHDL & Verilog square root verilog


von Julia (Guest)


Rate this post
useful
not useful
Hi everyone,

I really need your helps on how to implement square root in verilog hdl.

Thank you

von CJU (Guest)


Rate this post
useful
not useful

von expert (Guest)


Rate this post
useful
not useful
does anybod have a similar source fpr VHDL code?

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful

: Edited by Moderator
von J. S. (engineer)


Rate this post
useful
not useful
Those requiring an ultra fast square root with look ahead architecture 
may contact me. It runs n inputs bits at l bits latency given by:

l = 7 + n / 2 and thus is suitable starting from n>30 bits.

It has an n.n/2 vector result.

Artix 7 tested:

sqrt(64 bits) -> 32.16 Bits result within 39 ccs @ 200MHz.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.