Hi everyone, I really need your helps on how to implement square root in verilog hdl. Thank you
Hello, http://www.lbebooks.com/downloads/exportal/Verilog_NEXYS_Example24.pdf Good luck, Julia.
does anybod have a similar source fpr VHDL code?
: Edited by Moderator
Those requiring an ultra fast square root with look ahead architecture may contact me. It runs n inputs bits at l bits latency given by: l = 7 + n / 2 and thus is suitable starting from n>30 bits. It has an n.n/2 vector result. Artix 7 tested: sqrt(64 bits) -> 32.16 Bits result within 39 ccs @ 200MHz.