Forum: FPGA, VHDL & Verilog Voltage ThrEshold Adaptive Memristor in verilog

von Ronny J. (Company: Student) (ra_auu)

Attached files:

Rate this post
0 useful
not useful
Hello guys
I am a beginner with Verilog HDL and trying to write a verilog code to 
Voltage ThrEshold Adaptive Memristor VTEAM

I began to modify the VTEAM memristor model proposed by Sahar Kvatinsky 
in 2012 but I dont get the same results when I simulate my model in 
Cadence Virtuoso. I'm not interested in windowing functions because I 
want to simulate it only with ideal window

It is a part of my project and I will be very thankful if someone helps 
me. I attached my verilog module in a dat file if you wants to look at 
my code and advice me to the right way

Best regards


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.