Forum: FPGA, VHDL & Verilog VHDL basic computer sequential implementation

von Maxim M. (max_min)

Attached files:

Rate this post
0 useful
not useful
I am working now on implementing a 16 bit RISC CPU in VHDL, the 
instruction set consists of 8 instructions 16 bits each.
the architecture of the data path and instruction flow is here, i need 
your help how to start implementation? could you give me examples for 
source codes like this architectur

von S. N. (higgns)

Rate this post
0 useful
not useful
All I can say is that you should try to make a feature list and some 
test cases for each submodule to make yourself clear what you should 
implement and then go on from there...

There are hundreds of custom CPUs on the net you just have to search a 
bit. I found this PDF very helpful: 


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.