VHDL basic computer sequential implementation

Maxim M. (max_min) OP 2015-12-18 23:01 #4394524

Rate this post

•	▲ useful ▼ not useful

I am working now on implementing a 16 bit RISC CPU in VHDL, the 
instruction set consists of 8 instructions 16 bits each.
the architecture of the data path and instruction flow is here, i need 
your help how to start implementation? could you give me examples for 
source codes like this architectur

Attached files:

Untitled2.png (29 KB)

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

S. N. (higgns) 2015-12-20 12:24 #4395977

Rate this post

•	▲ useful ▼ not useful

All I can say is that you should try to make a feature list and some 
test cases for each submodule to make yourself clear what you should 
implement and then go on from there...

There are hundreds of custom CPUs on the net you just have to search a 
bit. I found this PDF very helpful: 
http://opencores.org/usercontent,doc,1262702554

Reply Quote Edit Delete Report post

Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Text *

Formatting

[c]C-Code[/c]
[vhdl]VHDL-Code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]
[[Title]] – link to an article
Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Attachments

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

First name *

Email address *

Not shown to anyone. We send you a link; your post appears once you confirm it there.

Watch this topic

By submitting you create a free account and accept the terms of use.