VHDL basic computer sequential implementation

I am working now on implementing a 16 bit RISC CPU in VHDL, the 
instruction set consists of 8 instructions 16 bits each.
the architecture of the data path and instruction flow is here, i need 
your help how to start implementation? could you give me examples for 
source codes like this architectur