EmbDev.net

Forum: FPGA, VHDL & Verilog PLL use. Altera Quartus II v. 15.


PLL use. Altera Quartus II v. 15.
von Alex R. (Company: None) (rybin87)

Rate this post
• ▲ useful
▼ not useful 
Hello. I'm using Altera Quartus II v. 15, and I have created IP Altpll. 
It is not clear to me how to use it in the program. I'm asking for your 
help.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: PLL use. Altera Quartus II v. 15.
von Sym (Guest)

Rate this post
• ▲ useful
▼ not useful 
Instantiate the component in your code and connect the clocks (and 
locked) signal. That's more or less all.
For simulation, you need the altera libraries (probably altera_mf and 
others).

Report post Edit Delete Quote selected text Reply Reply with quote
Re: PLL use. Altera Quartus II v. 15.
von Alex R. (Company: None) (rybin87)

Rate this post
• ▲ useful
▼ not useful 
Thank you!

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.