question to generics and ports

Fred Guest #4325564
Rate this post
• ▲ useful
▼ not useful 
For defining the number of ports and not only the width of each port, I 
would recommend using an array, which is defined within a package

within the Package:
1
type tIoArray is array (gNumber -1 downto 0) of std_logic_vector (gWidth - 1 downto 0);


within the entity:
1
entity myEnt is

2
port(

3
  myInput : in tIoArray;

4
  ...

5
);
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.