Hello everyone, I am new to Verilog, and I would like to code a AXI4 Streaming Interface, but I don't know where to start ? I read all the documentation about AXI streaming interface, about the signals used (like tdata, tready, tvalid, ect...) without understanding how to code it... If I wanna design this interface, with one AXI slave and one AXI master... Could anyone give me a template, so I can start with ? Or explain to me, how does it work ? I am really lost here :( Thank you very much
:
Edited by User
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.