Forum: FPGA, VHDL & Verilog How to set the startup clock in PlanAhead?

von xilinx_newbee (Guest)

Rate this post
not useful
I'm making my first steps in PlanAhead v14.7. When configuring my Nexys 
2 board with the bitstream generated from my PA project in IMPACT, I 
receive a warning about CCLK being used as the startup clock and that 
JtagClock is needed, because the device is going to be configured with 
JTAG. IMPACT patches the bitstream file in memory eventually to fix it 
and loads it into the device.

This does not work in Adept however, which complains that it will not 
work with CCLK.

I know how to set the startup clock ISE, but I have now idea how to 
specify the startup clock in PlanAhead. Anybody?

von xilinx_newbee (Guest)

Rate this post
not useful
This seems to work: Go to "Program and Debug|Bitstream Settings" in the 
"Flow Navigator" and enter

-g StartUpClk:JtagClk

into the "More Options" field. However, doing this neither enables the 
"Apply" button, nor makes "OK" store anything. I have to toggle one of 
the other options back and forth to make PA register the changes the 
"More Options" field.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.