Mixed Design

Hello evry body i have been working on hardware design and i use VHDL 
instead of verilog and i got stuck in an issue so that there is a bunch 
of verilog libraries that i can use in my current project, my question 
is is it possible to make a mixed design with both vhdl and verilog ??