EmbDev.net

Forum: FPGA, VHDL & Verilog Mixed Design


Mixed Design
Author: Shenji Kagawa (Company: general industry) (hataki_kakachi)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Hello evry body i have been working on hardware design and i use VHDL 
instead of verilog and i got stuck in an issue so that there is a bunch 
of verilog libraries that i can use in my current project, my question 
is is it possible to make a mixed design with both vhdl and verilog ??

Report post Edit Move Thread sperren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Mixed Design
Author: Peter D (Guest)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Depends on your System ... please be more precise, there are thousands 
of tools in FPGA design!

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.