Altera Serial Flash Loader (Active Serial Configuration)

Antony M. OP #4136222
Rate this post
• ▲ useful
▼ not useful 
Somebody with Altera Active Serial Configuration Experience may shed 
some light on this query

I am trying to figure out whether the DCLK from Altera Stratix V FPGA 
will be continuously available to Active Serial Chip (EPCQ256) , if 
Serial Flash Loader Ip is added with my Design. OR is it enabled only 
when the JTAG chain is trying to write a new configuration file (.jic) 
via Serial Flash Loader in FPGA.

I am using the internal Oscillator (100Mhz) of Stratix V for DCLK (ie 
CLKUSR is  not utilised).

Kindly share your thoughts...
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.