How to generate random delay in "generate" loop?

RandomDelay Guest #4133139
Rate this post
• ▲ useful
▼ not useful 
Hi,
How can I generate random time delay in following code? What I found so 
far is only random generation in a process with function "uniform". I 
want to generate random time delays during compile time. Is it possible?

Thanks.

1
  for i in 0 to nr_entries-1 generate    

2
    multiple_n: w_entity 

3
      generic map (delay => (i+1) * 1 ps , chain_len => nr_chains) -- Delay must be "random" from 100 to 300 ps

4
      port map (

5
        rst_i => s_rst,

6
        out_o => s_inp(i)

7
      );

8
  end generate;


I am now generating it from for-variable "i" which is not random.
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.