Forum: FPGA, VHDL & Verilog Creation of regions with Floorplanning( LiberoSOC)

von Mars (Guest)

Rate this post
0 useful
not useful

I'm using an FPGA of Microsemi, I use LiberoSOC to create projects.
I ask if there are an opportunity to specify the regions of logic module 
that will be used in the project. This is possible manually but is it 
possible using Tcl scripts?



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.