EmbDev.net

Forum: FPGA, VHDL & Verilog Creation of regions with Floorplanning( LiberoSOC)


Creation of regions with Floorplanning( LiberoSOC)
von Mars (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hello,


I'm using an FPGA of Microsemi, I use LiberoSOC to create projects.
I ask if there are an opportunity to specify the regions of logic module 
that will be used in the project. This is possible manually but is it 
possible using Tcl scripts?

Regards,
Mars

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.