Hello, I'm using an FPGA of Microsemi, I use LiberoSOC to create projects. I ask if there are an opportunity to specify the regions of logic module that will be used in the project. This is possible manually but is it possible using Tcl scripts? Regards, Mars