EmbDev.net

Forum: FPGA, VHDL & Verilog Synthesize problem


Synthesize problem
von Bahare M. (bahare)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Dear friend, can any one tell me what is the problem with My division 
code????????????
I have attached it!!!!!!!!!!!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Synthesize problem
von fpgakuechle (Guest)

Rate this post
• ▲ useful
▼ not useful 
1
for i in n downto 0 loop

2
    if (temp1>=temp2 * 2**i) then

power of two from a non-constant is not synthesizable,

Best to:
* throw away your code
* read working VHD -code i.e. 
http://www.arithmetic-circuits.org/guide2fpga/vhdl_codes.htm
*synthesize that and check reports and rtl/structutal view
*draw block schematic of your implementation
*rewrite synthesizable code from the scratch

Best regards,

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.