EmbDev.net

Forum: FPGA, VHDL & Verilog audio recorder and playback in virtex 5


von kelili (Guest)


Attached files:

Rate this post
useful
not useful
Hi everybody,

I want to have the RTL schematic of recorder modul, for this i used IP 
CORE GENERATOR of fifo and bram modul.
I have a probleme with fifo modul i didn't have the same ports like in 
the RTL  SCHEMATIC of recorder modul.
someone can help me?

von Verilogi (Guest)


Rate this post
useful
not useful
where do the modules come from?

von P. K. (pek)


Rate this post
useful
not useful
Maybe its just a difference in the abstraction levels. You should 
discuss that with the one who specified the task...

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.