Hi everybody, I want to have the RTL schematic of recorder modul, for this i used IP CORE GENERATOR of fifo and bram modul. I have a probleme with fifo modul i didn't have the same ports like in the RTL SCHEMATIC of recorder modul. someone can help me?
Maybe its just a difference in the abstraction levels. You should discuss that with the one who specified the task...