EmbDev.net

Forum: FPGA, VHDL & Verilog Asynchronous mutex and arbiter


Asynchronous mutex and arbiter
von Charles E. (icharles)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
1. Does anyone knows a gate level implementation of asynchronous 
metastability filter for mutex ? I couldn't find a gate level 
description online.

2. I created a MUTEX using two NAND gate. See attached file pls

After running simulation, the output G1, G2 is 'U' :( If I change one of 
R1,R2 to be '0' it works. What could be wrong ?

3. Does anyone knows how to code an asynchronous arbiter that can be 
used to control a MUX or demux. I'm did the coding but have some 
problems simulating it.

Any help or reference materials would be appreciated. Thanks

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Asynchronous mutex and arbiter
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Pls use the VHDL tags further on. It will give you and us neat syntax 
highlighting:
1
[vhdl]

2
wait for clock_cycle; 

3
R1 <= '1'; 

4
wait for clock_cycle; 

5
R2 <= '1'; 

6
[/vhdl]


> Interface is as below:
And the implementation?

> After running simulation
Which one?

> What could be wrong ?
Something with the code not posted here...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.