Designing an Audio Processor verilog/FPGA

hi, this project is meant to implement a guitar multieffect pedal.
The code here is the top module. the other submodules all check syntax 
green and even the top module does not give any errors,just warnings. 
but even that is concerning. I've consulted a lot with an FPGA expert. 
but I'd like to share it with you too. the code & the warnings I get are 
as below :

1

module Multieffect(din1,Audio_out,Clk1,control,Reset,rsta,wea);

2

input din1;

3

input Clk1,Reset,wea;

4

input [1:0]control;

5

input rsta;

6

output Audio_out;

7

reg [11:0]t1;

8

reg [11:0]t2,t3,REG_0;

9

wire clkdv;

10

wire Clk2x;

11

wire [11:0]SIPORAM,CROMMUX,PROMMUX,ECHOREG,MUXRAM,RAMREG,REG0,REGD,ADDED_AUDIO,SUB_AUDIO,muxtoPISO;

12

wire clk0;

13

reg [11:0]ADDRESS;

14

integer k=0;

15

assign ECHOREG=1000;

16

always @(posedge clkdv)

17

begin

18

if (k==4094)

19

ADDRESS <=0;

20

else

21

ADDRESS <= ADDRESS + 1'b1 ;

22

k<=k+1;

23

end 

24

25

26

dcm1 u(.CLKIN_IN(Clk1),.RST_IN(Reset),.CLKDV_OUT(clkdv),.CLKIN_IBUFG_OUT(),.CLK0_OUT(clk0),.CLK2X_OUT(Clk2x),.LOCKED_OUT());

27

SIPO u0(.din(din1),.clk(clkdv),.reset(Reset),.dout(SIPORAM));

28

CHORUSROM u1(.out(CROMMUX),.clk(Clk2x));

29

PHASERROM u2(.out(PROMMUX),.clk(Clk2x));

30

mux4_1 u3(.din_0(ECHOREG),.din_1(CROMMUX),.din_2(PROMMUX),.din_3(PROMMUX),.sel(control),.mux_out(MUXRAM));

31

SDP_BRAM u4(.clka(clkdv),.wea(wea),.addra(ADDRESS),.dina(SIPORAM),.clkb(Clk2x),.rstb(rsta),.addrb(MUXRAM),.doutb(RAMREG));

32

33

34

AddSub u5 (.clk(clk0),.ce(1'b1),.s(ADDED_AUDIO),.a(RAMREG),.b(RAMREG));

35

AddSub2 u6 (.clk(clk0),.ce(1'b1),.s(SUB_AUDIO),.a(RAMREG),.b(RAMREG));

36

mux_4_1_2 u7(.in10(ADDED_AUDIO),.in11(ADDED_AUDIO),.in12(ADDED_AUDIO),.in13(SUB_AUDIO),.sel1(control),.mux_out1(muxtoPISO));

37

PISO u8(.clk(clk0),.ld(1'b1),.shift(1'b1),.pi(muxtoPISO),.q(Audio_out));

38

39

endmodule

WARNING:HDLCompiler:1499 - "C:\Users\YJM\Multi.effect\SDP_BRAM.v" Line 
39: Empty module <SDP_BRAM> remains a black box.
WARNING:Xst:2999 - Signal 'Mem', unconnected in block 'CHORUSROM', is 
tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal 
<Mem>, simulation mismatch.
WARNING:Xst:2999 - Signal 'Mem1', unconnected in block 'PHASERROM', is 
tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal 
<Mem1>, simulation mismatch.
WARNING:Xst:1290 - Hierarchical block <u7> is unconnected in block 
<Multieffect>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <out_0> (without init value) has a constant 
value of 0 in block <PHASERROM>. This FF/Latch will be trimmed during 
the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_9> 
(without init value) has a constant value of 0 in block <PHASERROM>. 
This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_10> 
(without init value) has a constant value of 0 in block <PHASERROM>. 
This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_11> 
(without init value) has a constant value of 0 in block <PHASERROM>. 
This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <u7> is unconnected in block 
<Multieffect>.
   It will be removed from the design.




Now what do you guys see ? why is <u7> removed from the design ?