EmbDev.net

Forum: FPGA, VHDL & Verilog Interfacing AD7655 with FPGA


Interfacing AD7655 with FPGA
von jeorges F. (Company: xlue) (khal1985)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hi guys,

I'm trying to interface a 16-bit serial ADC to an FPGA cyclone IV. The 
ADC that I'm using is the AD7655 from analog device.


1. Since the ADC is going to be operating in External Clock Data Read
(Previous) During Convert mode(page 22 of
http://www.analog.com/static/imported-files/data_s..., my
input clock needs to be 32 MHz at least(50 MHz in my case).

2. My problem is that the practical timing specification doesn't feed 
the theoretical one. That means for example, in the theory, busy HIGH is 
0.875 maximum µs while in practice I obtain 1.64 µs.(the time 
specifications is on 
http://www.analog.com/static/imported-files/data_sheets/AD7655.pdf, page 
5).

enclosed you find the schematic of the ADC  and the time diagram 
obtained with logic analyzer.

I'd appreciate any help to understand my problems.

Best regards

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Interfacing AD7655 with FPGA
von that's how (Guest)

Rate this post
• ▲ useful
▼ not useful 
Figure 22 shows you how to accomplish 1 MSPS. 1.75us (t7) is used to 
convert channelA and channelB then you'll have 0.25us (t8) to read them. 
=> 2samples/2us = 1MSPS

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Interfacing AD7655 with FPGA
von jeorges F. (Company: xlue) (khal1985)

Rate this post
• ▲ useful
▼ not useful 
OK, thank you very much, now i understand.

best regards

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.