Forum: FPGA, VHDL & Verilog FPGA: Artix 7 VS Virtex 5

von Amine A. (aminemr)

Rate this post
0 useful
not useful
I have a VHDL code to implement a arithmetic modular multplier.
my code gets synthesized correctly  without errors,
but with Artix 7 i have 4800 warnings but with Virtex 5 only 700 

I use ISE 14.

can you please explain me why this difference between this two device ?

von qwerty (Guest)

Rate this post
0 useful
not useful
look for the warnings and see the difference - just simple!

von Oliver (Guest)

Rate this post
0 useful
not useful
You have to select the third checkbox in the second DropDown List for 
the Artix 7. This solvs the problem with your warnings. ;-)


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.