Open Source VHDL Verification Methodology(OSVVM)

Hi to everyone,
I have beem reading for a bit about OSVVM, the Open Source VHDL 
Verification Methodology. I found it very interesting, although i have 
major issues understanding it. Can anyone explain in a few words how to 
start with it?

ps. some examples that i found

http://www.edaplayground.com/x/49J
https://gist.github.com/tmeissner/1ca16372e247098d9462
https://www.aldec.com/en/company/blog/71--my-first-example-with-os-vvm-coveragepkg