EmbDev.net

Forum: FPGA, VHDL & Verilog Generalize the module in verilog


Generalize the module in verilog
von Muhammad A. (fame313)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
i attached the v file of module Case2. i want to generalize this module. 
so that i can instantiate this module more times. and also any one can 
tell me that how i can make out put

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Generalize the module in verilog
von Ale (Guest)

Rate this post
• ▲ useful
▼ not useful 
Well,

did you simulate it ? what does it do ?...
There are some constant "inputs" and calculated "outputs", that would be 
a good starting point, don't you think so ?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.