EmbDev.net

Forum: FPGA, VHDL & Verilog Verilog clock divider 50 MHz to 1 MHz


Verilog clock divider 50 MHz to 1 MHz
von Daniel (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi, I'm trying to figure out how this clock diver works but I don't 
understand, why it's necessary to multiple clk_out by two. I'd be 
grateful for an explanation, thx.


// counter size calculation according to input and output frequencies
// parameter sys_clk = 50000000;  // 50 MHz system clock
// parameter clk_out = 1000000;  // 1 MHz clock output
// parameter max = sys_clk / (2*clk_out); // max-counter size


// always@(posedge Clk_in) begin
//   if (counter == max-1)
//     begin
//     counter <= 0;
//     Clk_out <= ~Clk_out;
//     end
//   else
//     begin
//     counter <= counter + 1'd1;
//     end
//   end
// endmodule

:
Report post Edit Move Thread sperren Anmeldepflicht DEaktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Verilog clock divider 50 MHz to 1 MHz
von Valko (Guest)

Rate this post
• ▲ useful
▼ not useful 
CLK_OUT is a toggle flip flop and has 50% duty cycle. So you want to 
have half the time LOW and half the time HIGH. "cnt" measures only half 
of the period.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.