EmbDev.net

Forum: FPGA, VHDL & Verilog Verilog LCD1602


Verilog LCD1602
von JC C. (jamesearl_c)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hi guys, I am a newbie here, I just wanna know if there is something 
wrong with my code, I converted the vhdl code in the attached link to 
verilog and it is not working. I am not sure if I used the correct 
syntax. (btw, i removed the counter and replaced it with just a single 
character A).

http://www.cosmiac.org/pdfs/09Tutorial7.pdf

: Edited by User
Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Verilog LCD1602
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
This is totally broken.

The orginal VHDL code uses enumrations for its state values, verilog 
doesn't have an equivalent concept.

You have to replace each enumerated state value, with unique constant. 
You can use localparam or `define to assign the values a meaningful 
name.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Verilog LCD1602
von JC C. (jamesearl_c)

Rate this post
• ▲ useful
▼ not useful 
So I only have to change the declaration to 'define or localparam? About 
the state machines, is it alright to use the case statement?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.