Forum: FPGA, VHDL & Verilog Verilog LCD1602

von JC C. (jamesearl_c)

Attached files:

Rate this post
0 useful
not useful
Hi guys, I am a newbie here, I just wanna know if there is something 
wrong with my code, I converted the vhdl code in the attached link to 
verilog and it is not working. I am not sure if I used the correct 
syntax. (btw, i removed the counter and replaced it with just a single 
character A).


: Edited by User
von Lattice User (Guest)

Rate this post
0 useful
not useful
This is totally broken.

The orginal VHDL code uses enumrations for its state values, verilog 
doesn't have an equivalent concept.

You have to replace each enumerated state value, with unique constant. 
You can use localparam or `define to assign the values a meaningful 

von JC C. (jamesearl_c)

Rate this post
0 useful
not useful
So I only have to change the declaration to 'define or localparam? About 
the state machines, is it alright to use the case statement?


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.