regarding for loop in counter of verilog

Sarvani N. OP #3621701
Rate this post
• ▲ useful
▼ not useful 
Hi
i want a verilog code for a counter which should count 16 clock pulses 
so that the load should become zero when it start counting and should 
become high when completion of 16 clock pulses,remain high for a next 
pulse and again should become low when the counter starts counting with 
respect to reset.Finally this should happen for 8 times
plz help me out as soon as possible.
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.