EmbDev.net

Forum: FPGA, VHDL & Verilog regarding for loop in counter of verilog


regarding for loop in counter of verilog
von Sarvani N. (sarvani)

Rate this post
• ▲ useful
▼ not useful 
Hi
i want a verilog code for a counter which should count 16 clock pulses 
so that the load should become zero when it start counting and should 
become high when completion of 16 clock pulses,remain high for a next 
pulse and again should become low when the counter starts counting with 
respect to reset.Finally this should happen for 8 times
plz help me out as soon as possible.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: regarding for loop in counter of verilog
von PittyJ (Guest)

Rate this post
• ▲ useful
▼ not useful 
Why do you want such a code?
Why do you not code it yourself?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: regarding for loop in counter of verilog
von Sarvani N. (sarvani)

Rate this post
• ▲ useful
▼ not useful 
i need it for my project
i can't make it out plzz help me out

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.