Forum: FPGA, VHDL & Verilog Single Entity - Multiple architectures

von SM (Guest)

Rate this post
0 useful
not useful
I am a beginner in VHDL, I have a very basic question regarding Single 
Entity having multiple architectures. For example when the VHDL code is 
compiled (a single file containing one entity and 3 architectures), how 
does the compiler will decide which is the default architecture; or 
there isn't anything like Default Architecture.

I will be really grateful to any help from experts here.
Thanks in advance.

von cfgardiner (Guest)

Rate this post
0 useful
not useful
In the VHDL standard this is defined in the chapter on "default Binding 
Indication". VHDL differentiates between Primary design units (Entity, 
Package Header, Configuration) and Secondary design units (architecture 
body, package body).

You must compile (well, analyse in the VHDL terminology) a primary 
design unit first. Sort of logical if you think about it, except perhaps 
for configurations. Configurations only become 'real' at elaboration 
time, i.e. after you have analysed everything into a library and are 
building your model, starting your simulation or whatever.

If you compile multiple secondary units and don't specify a binding 
(e.g. link a specific architecture to a specific entity) then the 
default binding is the "most recently analysed" architecture .... the 
last one analysed.


: Edited by Moderator


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.