Forum: FPGA, VHDL & Verilog Scoreboard for a fifo

von Florin B. (Company: Home) (boby)

Rate this post
0 useful
not useful
HI everybody,

I have created a small fifo in VHDL and I want to check the fifo 
integrity with a sort of scoreboard. I'm aware the concept of scoreboard 
is not yet implemented in VHDL, but there has to be a way to achieve my 
My ideea was to create a reference memory array  that stores data at 
every write action , then compare the data in the memory with the data 
at the reference model for the same address. But I'm stuck in some odd 

Maybe you have faced challenges like this . If you have any advice I 
would appreciate it.
How can be compared the content of two arrays?

Thanks ,

: Edited by User


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.