HELP VHDL noob!

I cannot believe my eyes: a few lines of sourcecode and warnings stuffed 
behind each other as screenshots inside a PDF file. Thats completely 
NONSENSE!
You can attach a vhdl file here and cpoy/paste the messages instead. 
Thats much faster, one can search the text and format it the way he 
likes...

And now to the warnings: what do you do with the port B in the concerned 
lines? Its fairly easy to see: you assign a inverted signal by using the 
function not(). Thats not allowed in VHDL. Do the negation outside the 
port assignemt.

BTW: why do you do this simple piece of hardware in such a complicated 
way?

Hi OP,

this is a really ugly way to present your problem.

Can you give more details on the overall context. Is your homework/task 
just this simple logic circuit or is this part of something bigger?

Best regards
Nikolaos Kavvadias
http://www.nkavvadias.com