EmbDev.net

Forum: FPGA, VHDL & Verilog Reading Verilog Code


Reading Verilog Code
von Syed H. (gamingx)

Rate this post
0 ▲ useful
▼ not useful 
Hi guys,

I'm familiar with using FPGAs and with Verilog and VHDL so I'm able to 
do a fair bit with it. But I have difficulty when reading somebody 
else's code. For example, I have this large project which uses an FPGA 
and it already contains the code so I'm trying to figure out how the 
code actually works, but I'm not sure where to start with it. Any 
guidelines or tips would be appreciated!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Reading Verilog Code
von Duke Scarring (Guest)

Attached files:
Rate this post
0 ▲ useful
▼ not useful 
In such a case I start with generating a hierarchy diagram to get an 
overview.
The next step is to identify the dataflow.
Or vice versa :-)

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.