Hello everyone, reg [7:0] mem1 [0:15] can be explained as 16 registers with 8 bit each, may i know the explanation of syntax "reg [7:0] b [0:3] [0:3]; " in verilog what it represent??? Thanking you in advance
If you want to declare a memory for a specific platform check the documentation of the manufacturer. All FPGA manufacturers have example syntax for their implementations, that way you can be sure to use exactly the features of the embedded ram blocks.
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.