Modelsim simulation for Verilog

OP #3336908
Rate this post
• ▲ useful
▼ not useful
Hi all,
I am trying to simulate in Modelsim a xilinx video IP core (AXI to XVSI) 
using a do file (AXI_VidOut.do) and when I force the input video data 
using

     force s_axis_video_tdata  -deposit 16#0 20, 16#AABBCC 40, 16#AAAACC 
60

I found in the wave editor that s_axis_video_tdata was stuck to value 
16#AAAACC from 0 ns to the end of the simulation without changing
I attached the files to test if possible
Thanks

Karim
Attached files:
(Company: Grasshopper) #3348928
Rate this post
• ▲ useful
▼ not useful
Karim,

I can't open you're RAR file so I'll have to guess, but there are two 
immediate possibilities:

1) What is your `timescale?  You haven't specified "ns" in your force 
command time specifications so it's possible the force is being applied 
after 60ps, which you might not notice in your waveform.

2) Is there something else applying values to s_axis_video_tdata?  force 
-deposit only forces the value until something else drives a different 
value on to the net.

Hope that helps,
Tom

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.