single and double precision matrix matrix multiply

Guest #3249506
Rate this post
useful
not useful
I need to use it for comparing FPGA's computational performance. I am 
using Xilinx Virtex 6-XC6VLX130T. I can generate floating point adders 
and multipliers via Xilinx Core generator. What I am interested in is 
the architecture design to maximize speed using maximum possible 
resources on the board (maximally parallel architecture). Any tutorial 
or any existing code on any architecture will be helpful.

Reply

Please log in before posting.

or

Log in with Google account

Registration is free and takes only a minute.

Register now