I have a basic doubt about clock skew.Consider during manufacturing time ,I have optimized my design for minimum clock skew.Is there any chance for occurring the skew again in real time working of the ASIC?
|
Forum: FPGA, VHDL & Verilog clock skew problems after the implementation of ASIC |
|