scrambler/descrambler vhdl code

OP (Company: ISIMSfax) #3213756
Rate this post
• ▲ useful
▼ not useful
good morning
Please I would a vhdl code for scrambler/descrambler which takes as 
parameter binary data and the scrambler polynomial generator with its 
intial sequence. Also I would a code for a double polynomial generator 
for example UMTS had two polynomial generator :
P1 (X) = X^17 + X^7 + 1

P2 (X) = X^17 + X^10 + X^7 + X^5 + 1

it joined a scrambler/descrambler matlab code which polynomial generator 
is P (X) = 1 + X^5 + X^12 + X^16
Thx in advance
Attached files:
Moderator (Company: Titel) #3214229
Rate this post
• ▲ useful
▼ not useful
> please help me
Maybe someone will help you, if you start with VHDL coding and ask a 
particular question about a specific problem. But this forum is not 
intended to deliver your homework completely.

Have a look for some LFSR implementations in VHDL. There are plenty of 
them on the web and even each FPGA supplier has a bunch of 
implementations (see Xilinx xapp220, xapp217, xapp211, xapp210, 
xapp052...)

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.