good morning please how work synthesis of a vhdl code on modelSim to be configured in FPGA ? thanks on advance
ModelSim is a simulator. To synthesize a VHDL description you need a synthesizer. Thats usually included in the toolchain of the FPGA supplier...
thanks a lot