EmbDev.net

Forum: FPGA, VHDL & Verilog synthesis of a vhdl code


von siwar d. (Company: ISIMSfax) (siwardammak)


Rate this post
useful
not useful
good morning
please how work synthesis of a vhdl code on modelSim to be configured in 
FPGA ?
thanks on advance

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
ModelSim is a simulator.
To synthesize a VHDL description you need a synthesizer. Thats usually 
included in the toolchain of the FPGA supplier...

von siwar d. (Company: ISIMSfax) (siwardammak)


Rate this post
useful
not useful
thanks a lot

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.