EmbDev.net

Forum: FPGA, VHDL & Verilog Verilog Input Syntax


Verilog Input Syntax
von Emre Ergecen (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi everyone,

Is it possible to define such inputs and outputs?

module Minimize(reg_inp, reg_out);

  input [3:0] reg_inp[0:255];
  output [3:0] reg_out[0:255];

  reg [3:0] reg_inp[0:255];
  reg [3:0] reg_out[0:255];

Thanks!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Verilog Input Syntax
von Lattice User (Guest)

Rate this post
• ▲ useful
▼ not useful 
Verilog 2001: No
SystemVerilog: Yes (not sure about the syntax)

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.