doubt on how to connect the ports in vhdl

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity InToOut is

    Port ( output : out STD_LOGIC;

           input  : in  STD_LOGIC);

end InToOut;

architecture Behavioral of InToOut is

begin

  output <= input;

end Behavioral;