Forum: FPGA, VHDL & Verilog entity, end of the declaration

von Marco (Guest)

Rate this post
0 useful
not useful
I don't understand when we must use "end entity" instead of "end 
Name_of_the_entity" in VHDL.

I'm a beginner ;)

Thank you !

von Klaus (Guest)

Rate this post
0 useful
not useful

von user (Guest)

Rate this post
0 useful
not useful
Read the standard there is defined both "end entity" and "end <name>" 
and also "end entity <name>"


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.