entity, end of the declaration

hello,
I don't understand when we must use "end entity" instead of "end 
Name_of_the_entity" in VHDL.

I'm a beginner ;)

Thank you !