EmbDev.net

Forum: FPGA, VHDL & Verilog entity, end of the declaration


entity, end of the declaration
von Marco (Guest)

Rate this post
• ▲ useful
▼ not useful 
hello,
I don't understand when we must use "end entity" instead of "end 
Name_of_the_entity" in VHDL.

I'm a beginner ;)

Thank you !

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: entity, end of the declaration
von Klaus (Guest)

Rate this post
• ▲ useful
▼ not useful 
Never!

Report post Edit Delete Quote selected text Reply Reply with quote
Re: entity, end of the declaration
von user (Guest)

Rate this post
• ▲ useful
▼ not useful 
Read the standard there is defined both "end entity" and "end <name>" 
and also "end entity <name>"

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.