entity, end of the declaration

Marco Guest 2013-01-11 23:12 #2994345

Rate this post

•	▲ useful ▼ not useful

hello,
I don't understand when we must use "end entity" instead of "end 
Name_of_the_entity" in VHDL.

I'm a beginner ;)

Thank you !

Klaus Guest 2013-01-12 00:37 #2994434

Rate this post

•	▲ useful ▼ not useful

Never!

user Guest 2013-01-12 00:59 #2994458

Rate this post

•	▲ useful ▼ not useful

Read the standard there is defined both "end entity" and "end <name>" 
and also "end entity <name>"

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Text *

Formatting

[c]C-Code[/c]
[vhdl]VHDL-Code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]
[[Title]] – link to an article
Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

Attachments

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

First name *

Email address *

Not shown to anyone. We send you a link; your post appears once you confirm it there.

Watch this topic

By submitting you create a free account and accept the terms of use.