EmbDev.net

Forum: FPGA, VHDL & Verilog Arithmetic shift and signed multiplier


Arithmetic shift and signed multiplier
von dt (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi,

I would like to know what are the implementations in Verilog 1995 of:

1. Arithmetic shift (>>> analogue of Verilog 2001)
2. Signed value * Signed value ($signed(a)*$signed(b) analogue of 
Verilog 2001)

Regards,
Dt

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.