EmbDev.net

Forum: FPGA, VHDL & Verilog who is familiar with partial reconfiguration of fpgas?


von deepak s. (dksagra)


Rate this post
0 useful
not useful
Hi

Sir, do you have any idea regarding, groups those are working on PARTIAL 
RECONFIGURATION in EUROPE .
As you are pioneer in the field of VHDL and that i know you are from 
EUROPE..so i think you should have some idea.

Thanks and Best Regards

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
I'm sorry, but I do not work at or have close contact to universities, 
so I don't have any clue who is working on partial reconfiguration.
This is the very leading edge of technology and as far as I see only a 
better handful of people are working on it.

So try a call around the world:
Who is using partial reconfiguration on FPGAs (or knows one who does)?

von SupaChris (Guest)


Rate this post
0 useful
not useful
I know that a Fraunhofer Institute is working on this. This guys makes 
the Franhofer sattelite "Heinrich Hertz" ready for take off in 2013 and 
as far as I know there is at least one FPGA based subsystem that can be 
partially reconfigured over the "air"...

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Dear Miller,

Thanks for you reply.

Regards

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Dear Supachris,

Thanks for your reply....

it seems a big group and doing work on big project..i dont think they
will guide me..

only small group will guide me i think so

Regards

von SupaChris (Guest)


Rate this post
0 useful
not useful
Yes, maybe. The partial reconfiguration is a very academic topic, I 
think, there are only a few engineers in the world who deal with it.
I´m sorry but I also don´t have contact to such guys.

von René Z. (dens)


Rate this post
0 useful
not useful
As a subnote:
There as rad-hardened Processor with a "On-the-Flight" reconfigurable 
FPGA:

http://www.atmel.com/devices/ATF697FF.aspx

von William Ferkes (Guest)


Rate this post
0 useful
not useful
>As you are pioneer in the field of VHDL
Are you kidding?

von deepak s. (dksagra)


Rate this post
0 useful
not useful
NO m not kidding...its true

von nerved (Guest)


Rate this post
0 useful
not useful

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
I changed the title of this thread to a more useful text...

von wosnet (Guest)


Rate this post
0 useful
not useful
You may contact the chair for technical informatics (Lehrstuhl für 
Technische Informatik) at TU Dresden. The group of Prof. Spallek has 
done a lot of research on reconfiguration of FPGAs during runtime.

von xgcfx (Guest)


Rate this post
0 useful
not useful
I have done something with these dynamic partial reconfiguration stuff 
during my diploma thesis 5 years ago. That is a very interesting topic. 
We used Virtex 1/2/4 and ISE 6.1 if I remember correct. That was before 
Xilinx was support partial reconfiguration officially. And it was very 
hard to get the tools to make, what we want. I don't know if it is 
simpler today.

von xgcfx (Guest)


Rate this post
0 useful
not useful
I forgot: That research was done at Fraunhofer EAS in Dresden. And it 
was in conjunction with a project about high level synthesis.

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Dear Nerved

thanks for the weblink.

regards

von nerved too (Guest)


Rate this post
0 useful
not useful
> Dear Nerved
> thanks for the weblink.

***lol***

> The group of Prof. Spallek has
> done a lot of research on reconfiguration of FPGAs during runtime.

Me too, with the result, that P-FPGA-R (partial FPGA reconfig):

a) can save a lot of FPGA space, in dynamical systems, when math algos 
have to change

b) invokes a lot of development time and exponential amount of work for 
testing

c) is totally useless for most applications were big FPGAs are used, 
such as MIL / MED, because of validation issues.

An FPGA which dynamically changes it's behaviour during runtime has to 
be considered like software, and the larger the SW-Part in an FPGA, the 
more formal validation is required.

P-FPGA-R will always stay academic and experimental.

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Dear xgcfx

Thanks for your reply..
Sorry but my query is different.
do you know any group who is wrking in partial reconfiguration in 
europe?


Regards

von Thomas R. (Company: abaxor engineering) (abaxor)


Rate this post
0 useful
not useful
Hi,

about ten years ago, there was a research project (SPP1148) in Germany 
by DFG. Against this background some work related to (dynamic) partial 
reconfiguration has been done. For example a PhD thesis has been 
established



http://edoc.bibliothek.uni-halle.de/servlets/MCRFileNodeServlet/HALCoRe_derivate_00002671/Dissertation_Steffen_Toscher.pdf

It is in German.


Tom

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Dear Thomas
Thanks for your reply
Regards,

von Duke Scarring (Guest)


Rate this post
0 useful
not useful
Search for 'partial reconfiguration' on this website:
http://www.fpl2012.org/program-all.shtml

With the names of the authors of this talks and posters you can go and 
search for the recent papers.

Duke

von KIT (Guest)


Rate this post
0 useful
not useful

von deepak s. (dksagra)


Rate this post
0 useful
not useful
Thanks DUKE

Thanks KIT

von seennoob (Guest)


Rate this post
0 useful
not useful
Hallo

The University of Oslo (Department of Informatics) offers some 
publication with the Topic "Dynamic partial reconfiguration of FPGA"

http://www.mn.uio.no/ifi/english/research/projects/cosrecos/

They also have developed a tool for Xilinx devices (Virtex 4,5,6 and 
Spartan 6).

http://www.mn.uio.no/ifi/english/research/projects/cosrecos/goahead/


For the hobbyist how will play with that kind of technology, i have find 
a paper for "DPR" on a Spartan 6 (ICAP Interface and so on).

http://www.mn.uio.no/ifi/english/research/projects/cosrecos/publications/paper/raw11beckhoff.pdf

regards Patrick

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.