EmbDev.net

Forum: FPGA, VHDL & Verilog Coding style suggestions for clocks and clock frequencies


Coding style suggestions for clocks and clock frequencies
von Martin S. (stmartin81)

Rate this post
• ▲ useful
▼ not useful 
Hello,

I'm trying to find some good coding guidelines regarding clock signals. 
I've used the approaches to append the frequency to the clock name (e.g. 
clk_2p5mhz). Another approach I took was to give the clocks specific 
names (e.g. clk_system).

But when I want to reuse components the clock names and the frequency of 
the clock could change.

I think the input clock can be named just "clk" or similar if the 
component doesn't need to know the frequency of the clock. Sometimes I 
need to count for a certain period of time and for that I need to know 
the frequency of the clock / clock period.

I though about using a generic which is of type time like this:
1
entity my_entity is

2
  generic (

3
    CLK_PERIOD_G : time

4
  );

5
  port (

6
    CLK : std_logic;

7
    ...

8
  );

9
end entity;


I'm interested to see what other coding styles you use.


Regards
Martin

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Coding style suggestions for clocks and clock frequencies
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
You can also define a package and specify the clock frequency or the 
clock cycle time as a constant. But generics are more direct and 
obvious...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.