Forum: FPGA, VHDL & Verilog How can I print line numbers and file names in a VHDL testbench?

von Martin S. (stmartin81)

Rate this post
0 useful
not useful

I'm working on a VHDL testbench where I use assert statements to check 
if the returned result is as expected. If a tests fails I would like to 
know in which line the test failed.

I'm using ISIM from Xilinx which doesn't print any line numbers for 
report statements.

Does anyone know if there exists a predefined function which returns the 
current line number?

Best regards


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.