System generator/ VHDL code generator/ partial reconfiguration

deepak s. OP #2806538
Rate this post
• ▲ useful
▼ not useful 
I need one help. Please sir if you able to help me i will be very 
grateful for your kind help.

There is one tool in Xilinx, System Generator.
I have prepare one architecture using blocks from Simulink in it. i am 
getting good results
then i have generate the VHDL code through HDL CODE GENERATION.

now i have a VHDL code of the same architecture.

my question is: Now i have to apply Partial Reconfiguration on this VHDL 
code. So Can we apply?
if yes then how can be?

I am looking forward to your reply.
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.