EmbDev.net

Forum: FPGA, VHDL & Verilog POR detection


von Ersin O. (Company: BARAN) (baran-tech)


Rate this post
useful
not useful
Hello Forum,

Is there a way to detect power-on-reset situation in Spartan 6 with 
VHDL.

Thanks

von Vanilla (Guest)


Rate this post
useful
not useful
Ersin Oezalp wrote:

> Is there a way to detect power-on-reset situation in Spartan 6 with VHDL.

Hi Ersin,
first of all you might detect that your FPGA reside in Initialisation 
phase after Poweron...

There is no way to detect if your fpga will reside in Initialisation 
because of PowerOn or by activating "Config" or reconfigurate via JTAG.

Is that what you mean?

Vanilla

von Ersin O. (Company: BARAN) (baran-tech)


Rate this post
useful
not useful
Thanks Vanilla,

This is exactly what I mean.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.