POR detection

Ersin Oezalp wrote:

> Is there a way to detect power-on-reset situation in Spartan 6 with VHDL.

Hi Ersin,
first of all you might detect that your FPGA reside in Initialisation 
phase after Poweron...

There is no way to detect if your fpga will reside in Initialisation 
because of PowerOn or by activating "Config" or reconfigurate via JTAG.

Is that what you mean?

Vanilla