VHDL testbench

alice n. (farramimie) OP 2012-07-05 04:37 #2742899

Rate this post

•	▲ useful ▼ not useful

hello friends,

I'm having problem while doing my testbench coding.
there is no error when check the syntax but my testbench input for clock 
and data input show the '0' waveform..it means no pulse..i edit my clock 
time but it also not work.
maybe i must do looping for the 'datain' process but i don't know.

i hope u guys will help me to solve this problem.
i'm really appreciate it.thanx..

Attached files:

NEW_PARENCOD_TB.txt (2.07 KB)

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2012-07-05 06:30 #2742916

Rate this post

•	▲ useful ▼ not useful

What toolchain do you use?
For how long did you let the simulation run?
Can you post a screenshot of the simulation waveform?

Reply Quote Edit Delete Report post

alice n. (farramimie) OP 2012-07-05 09:06 #2743004

Rate this post

•	▲ useful ▼ not useful

i use GNU toolchain.
i'm also re-attach the coding that i try to do looping but the result 
still the same.
for your information i want the simulation run until 20ms it means 260 
cycle.
thanx for your helping.

Attached files:

NEW_PARENCOD_TB.txt (1.97 KB)

testbench_pic.jpg (220 KB)

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2012-07-05 09:20 #2743023

Rate this post

•	▲ useful ▼ not useful

You are not simulating the testbench. Your top module is obviuosly a 
module called "par_encoder". At the blue bar in your screenshot there 
should be the "par_encoder_TB"...

> Attached files:
>    NEW_PARENCOD_TB.txt (2 KB, 0 downloads)
Pls attach *.vhd files, not *.txt files.
Then you will see some little magic called "syntax highlighting".

Reply Quote Edit Delete Report post

alice n. (farramimie) OP 2012-07-05 09:32 #2743035

Rate this post

•	▲ useful ▼ not useful

so it means i run with wrong procedure and wrong file?
thanx sir for keep helping me.

Attached files:

par_encoder.vhd (2.8 KB) | highlighted code
par_encoder_TB.vhd (2.8 KB) | highlighted code

Reply Quote Edit Delete Report post

Duke Scarring Guest 2012-07-05 10:00 #2743083

Rate this post

•	▲ useful ▼ not useful

Ok. Let's try it with Modelsim:

~/par_testbench$ vlib work
bl5599@fwfi34:~/test/par_testbench$ vcom par_encoder.vhd
Model Technology ModelSim PE vcom 10.1 Compiler 2011.12 Dec  6 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity par_encoder
-- Compiling architecture Behavioral of par_encoder
~/par_testbench$ vcom par_encoder_TB.vhd
Model Technology ModelSim PE vcom 10.1 Compiler 2011.12 Dec  6 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity par_encoder_TB
-- Compiling architecture behavioral of par_encoder_TB
###### par_encoder_TB.vhd(42):             CLK1 : STD_LOGIC;
** Error: par_encoder_TB.vhd(42): near "CLK1": expecting BEGIN

Your testbench code didn't compile...
One edit later...

~/par_testbench$ vcom par_encoder_TB.vhd
Model Technology ModelSim PE vcom 10.1 Compiler 2011.12 Dec  6 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity par_encoder_TB
-- Compiling architecture behavioral of par_encoder_TB
###### par_encoder_TB.vhd(56):  variable I=NATURAL;
** Error: par_encoder_TB.vhd(56): near "=": expecting ':'
###### par_encoder_TB.vhd(115): END behavioral;
** Error: par_encoder_TB.vhd(115): VHDL Compiler exiting

One more edit...

~/par_testbench$ vcom par_encoder_TB.vhd
Model Technology ModelSim PE vcom 10.1 Compiler 2011.12 Dec  6 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity par_encoder_TB
-- Compiling architecture behavioral of par_encoder_TB

Looks good. Next step: fire up the simulator.

~/par_testbench$ vsim -gui par_encoder_TB
VSIM 1> add wave *
VSIM 2> run 1 ms

See results above.

Duke

Attached files:

par_encoder_TB.vhd (2.59 KB) | highlighted code

par_encoder_simulation.png (60 KB)

Reply Quote Edit Delete Report post

alice n. (farramimie) OP 2012-07-05 10:23 #2743122

Rate this post

•	▲ useful ▼ not useful

thanx both of you...
now i'm try using the modelsim software..
if have any problem i will share at this site..
thanx a lot..

Reply Quote Edit Delete Report post

Duke Scarring Guest 2012-07-05 12:15 #2743278

Rate this post

•	▲ useful ▼ not useful

ISIM should also work without problem, but I'am more familiar with 
modelsim...

Duke

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2012-07-05 12:27 #2743294

Rate this post

•	▲ useful ▼ not useful

Waht are those two clocks in your design?

Are they coming from independent sources (e.g. 10MHz and 25MHz)?
Then you will encounter major problems, because there are various VERY 
BIG design flaws in your code:

PARITY_EN: process (CLK1,CLK2)
  if (CLK1'event and CLK1='1')then 
  end if;
  if (CLK2'event and CLK2='1')then
  end if;
end process;

A two-clock-process, whow!
Where did you get this coding style from?
With some luck you will get it synthesized for real hardware (maybe).
But if so, you will likely encounter significant problem due to passing 
values across clock domain barriers without any synchronisation.

Reply Quote Edit Delete Report post

imed Guest 2012-08-10 14:51 #2789052

Rate this post

•	▲ useful ▼ not useful

In your first wave, you let your simulation run for 1 us but your clock 
will have it's first rising edge after 37 us...
So let your simulation run longer (1 ms as did Duke under modelsim).

Reply Quote Edit Delete Report post