EmbDev.net

Forum: FPGA, VHDL & Verilog Generation of the clock of having a programmable data rate from 64bps to 30Mbps

Generation of the clock of having a programmable data rate from 64bps to 30Mbps

von anjali k. (Company: iqi labs) (anjali)

2012-06-28 06:25

Rate this post

0	▲ useful ▼ not useful

Hi, can any1 help me writing a program for generation of Clock having 
programmable data rate of 64bps to 30 Mbps by using DCM(Digital Clock 
Manager).
 Iam very new for this concept and i don't have any idea on this please 
help me.
 thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote

Re: Generation of the clock of having a programmable data rate from 64bps to 30Mbps

von Lothar M. (lkmiller) (Moderator)

2012-06-28 07:57

Rate this post

0	▲ useful ▼ not useful

> by using DCM (Digital Clock Manager).
Which DCM?

> programmable data rate of 64bps to 30 Mbps
Out of which clock frequency?

To keep things short: tell AS MUCH AS POSSIBLE about your system and 
what you want to get helpful answers.

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Generation of the clock of having a programmable data rate from 64bps to 30Mbps

von PittyJ (Guest)

2012-06-28 09:17

Rate this post

0	▲ useful ▼ not useful

http://www.xilinx.com/support/documentation/ip_documentation/dcm_module.pdf

Report post Edit Delete Quote selected text Reply Reply with quote

Watch this topic |

Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

Post long source code as attachment, not in the text
Posting advertisements is forbidden.

Formatting options

[c]C code[/c]
[vhdl]VHDL code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]

Contact – Data privacy information – Advertising on EmbDev.net