EmbDev.net

Forum: FPGA, VHDL & Verilog Clock generator


Clock generator
von John (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi everybody,

i'm trying to develop a clock generator synthetizable, with different 
parameters like, period ratio, duty high, duty low, phase.

Someone can help me please ?
Thank you !

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.