Hi everybody, i'm trying to develop a clock generator synthetizable, with different parameters like, period ratio, duty high, duty low, phase. Someone can help me please ? Thank you !
|
Forum: FPGA, VHDL & Verilog Clock generator |
|