EmbDev.net

Forum: FPGA, VHDL & Verilog Clock generator


von John (Guest)


Rate this post
useful
not useful
Hi everybody,

i'm trying to develop a clock generator synthetizable, with different 
parameters like, period ratio, duty high, duty low, phase.

Someone can help me please ?
Thank you !

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.